Quantcast
Channel: Cadence PCB Design Blogs
Viewing all articles
Browse latest Browse all 666

What's Good About Capture’s Design Rule Checks? 16.6 Has Several New Enhancements!

$
0
0

The Allegro Design Entry CIS (OrCAD Capture) 16.6 release provides extensions to the Design Rule Checks (DRC) system. The Custom DRC provides the ability to extend the Capture DRC system to user-defined rules.

Open an Allegro Design Entry CIS design database (.dsn) file, select a design in Project Manager, and click menu Tools > Design Rules Check:


Click on Configure Custom DRC:


The following DRCs are provided as examples:

  • Hanging Wires
  • Device Pin Mismatch
  • Overlapping Wires
  • Reference Prefix Mismatch
  • Port-Pin Mismatch
  • Shorted Discrete Part

Enable all DRCs to execute, select the checkbox “Run Custom DRC”, and then select OK to execute DRC. Here’s an example output:

All TCL code for the DRCs above is available in <$CDSROOT>\tools\capture\tclscripts\capDRC.

In the schematic, you can select any DRC and use RMB Waive DRC:


The DRC is added to the Waived DRC list and does not show on the schematic canvas anymore.

In the DRC form, you can use the Selection Filter for a group of DRCs: Use Menu View > Selection Filter followed by clearing all checkboxes except “Markers”. Select a group of DRCs and waive them. Rerun DRC with “Preserve Waived DRC” checked:


All waived DRCs remain hidden. Use Select Filter to un-waive a group of DRCs in an area. Use RMB > UnWaive DRC. Now run DRC again with the checkbox cleared for “Preserve Waived DRC”—all DRCs should reappear.

As always, I look forward to your feedback!

Jerry “GenPart” Grzenia


Viewing all articles
Browse latest Browse all 666

Trending Articles